We have an exciting announcement about badges coming in May 2025. Until then, we will temporarily stop issuing new badges for course completions and certifications. However, all completions will be recorded and fulfilled after May 2025.
PCB Design

PCB Design

ANSYS HFSS: Mitigating RF Desense — Part 7

    • Watch & LearnWatch & Learn
      Participant

      In this video, we run a Desense analysis for the improved design in EMIT. The video also offers a good overview of the EMIT user interface. Two metrics, namely EMI Margin and Desense are utilized in EMIT to identify all possible offenders and eliminate interference completely for this design. A commonly employed frequency modulation technique in electronics design known as Spread Spectrum Clocking is also described and defined in EMIT to significantly reduce electromagnetic interference (EMIT). All contributors of interference occurring within and outside the tuned channel are assessed and eliminated from the modified design of the PCB.