-
-
September 17, 2024 at 8:56 am
-
October 2, 2024 at 8:58 pmHDLIAnsys Employee
Hello
   It seems it could not set active design to run setup1. Please debug the coding and submit issue in Github for pyaedt or pyansys questions.
HDLIÂ
-
Viewing 1 reply thread
- You must be logged in to reply to this topic.
Ansys Innovation Space
Trending discussions
- How to calculate the received power excited by non-port excitations?
- SLURM integration
- CPW resonant frequency HFSS Simulation
- How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC)
- EMA3D Current Source Problem
- determining turn directions in cylindirical coil:clkwise-counterclkwise
- Zo when applying bulk conductivity to the silicon substrate of finite-ground CPW
- Help on calculating port impedance Zpv using Field calculator under HFSS please
- Question for Maxwell
Top Contributors
-
461
-
220
-
194
-
177
-
162
Top Rated Tags
© 2024 Copyright ANSYS, Inc. All rights reserved.
Ansys does not support the usage of unauthorized Ansys software. Please visit www.ansys.com to obtain an official distribution.