TAGGED: ansys-electronics-desktop
-
-
August 21, 2024 at 3:26 amVolter PhaseBbp_participant
Hi,
Here is my scheme:
I need to define the boundary conditions (lattice pairs) for the side walls. As you can see, the shape of the top layer is different, which has led to errors in the matching boundary conditions. I would like to know how I can address this issue.
I based this simulation on a shape described in a specific article.
Â
Â
-
August 23, 2024 at 9:16 amVolter PhaseBbp_participant
Please Help me in the issue.
-
September 2, 2024 at 2:22 pmJason.kAnsys Employee
Hello Volter,Â
We appreciate your reaching out to Ansys Learning Forum.Â
At a first point of view, please, make sure that you are using a symmetrical structure. This aims to make the lattice pairs to "see" identical meshes.Secondly, we would appreciate the fact of pointing out the errors and/or the mesh feedback in order to had a more robust image.
Since I am not 100% sure of the nature of the error that comes up, by experience, I would advice you to use the latest version (AEDT 24R2). Moreover, in 25R1 version, we have implemented a new approach leading to a flawless simulation considering the Lattice Pairs approach. Unfortunatelly, I am not able to provide an exact release date.Â
I hope this helps!Â
Kind regards,Â
Jason.Â
-
- You must be logged in to reply to this topic.
- How to calculate the received power excited by non-port excitations?
- SLURM integration
- determining turn directions in cylindirical coil:clkwise-counterclkwise
- How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC)
- Zo when applying bulk conductivity to the silicon substrate of finite-ground CPW
- Help on calculating port impedance Zpv using Field calculator under HFSS please
-
421
-
192
-
178
-
162
-
141
© 2024 Copyright ANSYS, Inc. All rights reserved.