We have an exciting announcement about badges coming in May 2025. Until then, we will temporarily stop issuing new badges for course completions and certifications. However, all completions will be recorded and fulfilled after May 2025.

Lead Application Engineer SCBU - Power Integrity(14882)

Key Duties and Responsibilities

•    Lead in coordinating and executing all technical activities throughout the sales opportunity lifecycle such as technical discovery, negotiate technical success criteria, product presentations, demonstrations and evaluations. Work independently within multi-disciplinary teams.
•    Help guide complex sales engagements to successful outcomes using subject matter expertise and industry knowledge
•    Interact with customers to understand their key business initiatives, product design needs and engineering design workflows; analyze how to address customers’ requirements using Ansys semiconductor products and platform, articulate Ansys’ value proposition to Executive level audiences
•    Lead project teams to create differentiating simulation solutions using the Ansys semiconductor platform and products; deploy the solutions within customers’ design workflows
•    Mentor junior engineers
•    Collaborate with the Ansys semiconductor product development teams to guide Ansys product roadmap; lead project teams testing new releases of Ansys products on semiconductor problems, develop application best practices
•    Participate in corporate initiatives to further enhance Ansys technology, processes and people skills
•    Support Ansys field and digital marketing, author conference presentations
•    Work with Global-Customers / IP-providers / Foundries to understand design challenges of cutting-edge SoCs & 3DICs on 7/5/3 nm and create EDA product specifications.
•    Work on Ansys-Seascape platform - Semiconductor Industry’s First and Only True Big-Data design Platform!
•    Work with top Semiconductor companies around the globe to deploy EDA products for solving Power/Signal/Reliability challenges across Chip-Package-System at 7/5/3 nm.
•    Provides expert guidance / consultation to Customers around the globe for solving design challenges.

    0
    Your Backpack
    Your backpack is empty