PCB Design

PCB Design

Is it possible to plot differential group delay with Designer schematic?

    • FAQFAQ
      Participant

      Group Delay for differential lines has not been implemented as a defined quantity to plot but it can be derived by the S-parameters calculation of the differential mode by manually write the output variable: deriv(ang_deg(S(Diff1,Diff2)))/2/pi*1e12