


{"id":372658,"date":"2024-07-19T00:39:41","date_gmt":"2024-07-19T00:39:41","guid":{"rendered":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/"},"modified":"2024-07-22T18:13:16","modified_gmt":"2024-07-22T18:13:16","slug":"how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc","status":"closed","type":"topic","link":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/","title":{"rendered":"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC)"},"content":{"rendered":"<p>This is part of a larger project of simulating a PCB-fed resonator bonded to a lumped RLC load. I want to understand better the FEM model of the load versus the circuit representation. In the model, have a PCB microstrip wave port with Port_Z0 = 40. I want a parallel R and C (value R_load = 1MegaOhm and C_load = 40fF) shunted to the ground, as shown in the circuit diagram. Ground here is defined as the backplane of the PCB. What is the best way to connect the Lumped RLC component? These results differ from what I expected from the circuit representation.&nbsp; I know the S11 values are small here, but this is just a test to see if I can model the load well.<\/p>\n<p><a class=\"wp-colorbox-image cboxElement\" href=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721348515-mceclip0.png\" data-wpel-link=\"internal\"><img decoding=\"async\" src=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721348515-mceclip0.png\"><\/a><a class=\"wp-colorbox-image cboxElement\" href=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721348541-mceclip1.png\" data-wpel-link=\"internal\"><img loading=\"lazy\" decoding=\"async\" src=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721348541-mceclip1.png\" width=\"414\" height=\"259\"><\/a><\/p>\n<p><a class=\"wp-colorbox-image cboxElement\" href=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721349212-mceclip3.png\" data-wpel-link=\"internal\"><img loading=\"lazy\" decoding=\"async\" src=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721349212-mceclip3.png\" width=\"625\" height=\"420\"><\/a><a class=\"wp-colorbox-image cboxElement\" href=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721349224-mceclip4.png\" data-wpel-link=\"internal\"><img loading=\"lazy\" decoding=\"async\" src=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721349224-mceclip4.png\" width=\"654\" height=\"349\"><\/a><a class=\"wp-colorbox-image cboxElement\" href=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721349349-mceclip5.png\" data-wpel-link=\"internal\"><img decoding=\"async\" src=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721349349-mceclip5.png\"><\/a><\/p>\n<p>&nbsp;<\/p>\n","protected":false},"template":"","class_list":["post-372658","topic","type-topic","status-closed","hentry","topic-tag-circuit","topic-tag-hfss","topic-tag-lumped-rlc"],"aioseo_notices":[],"aioseo_head":"\n\t\t<!-- All in One SEO 4.9.10 - aioseo.com -->\n\t<meta name=\"description\" content=\"This is part of a larger project of simulating a PCB-fed resonator bonded to a lumped RLC load. I want to understand better the FEM model of the load versus the circuit representation. In the model, have a PCB microstrip wave port with Port_Z0 = 40. I want a parallel R and C (value R_load\" \/>\n\t<meta name=\"robots\" content=\"max-image-preview:large\" \/>\n\t<link rel=\"canonical\" href=\"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/\" \/>\n\t<meta name=\"generator\" content=\"All in One SEO (AIOSEO) 4.9.10\" \/>\n\t\t<meta property=\"og:locale\" content=\"en_US\" \/>\n\t\t<meta property=\"og:site_name\" content=\"Ansys Learning Forum | Ansys Innovation Space\" \/>\n\t\t<meta property=\"og:type\" content=\"article\" \/>\n\t\t<meta property=\"og:title\" content=\"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC) | Ansys Learning Forum\" \/>\n\t\t<meta property=\"og:description\" content=\"This is part of a larger project of simulating a PCB-fed resonator bonded to a lumped RLC load. I want to understand better the FEM model of the load versus the circuit representation. In the model, have a PCB microstrip wave port with Port_Z0 = 40. I want a parallel R and C (value R_load\" \/>\n\t\t<meta property=\"og:url\" content=\"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/\" \/>\n\t\t<meta property=\"og:image\" content=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721348515-mceclip0.png\" \/>\n\t\t<meta property=\"og:image:secure_url\" content=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721348515-mceclip0.png\" \/>\n\t\t<meta property=\"article:published_time\" content=\"2024-07-19T00:39:41+00:00\" \/>\n\t\t<meta property=\"article:modified_time\" content=\"2024-07-22T18:13:16+00:00\" \/>\n\t\t<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n\t\t<meta name=\"twitter:title\" content=\"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC) | Ansys Learning Forum\" \/>\n\t\t<meta name=\"twitter:description\" content=\"This is part of a larger project of simulating a PCB-fed resonator bonded to a lumped RLC load. I want to understand better the FEM model of the load versus the circuit representation. In the model, have a PCB microstrip wave port with Port_Z0 = 40. I want a parallel R and C (value R_load\" \/>\n\t\t<meta name=\"twitter:image\" content=\"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721348515-mceclip0.png\" \/>\n\t\t<script type=\"application\/ld+json\" class=\"aioseo-schema\">\n\t\t\t{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/forums\\\/topic\\\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\\\/#breadcrumblist\",\"itemListElement\":[{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum#listItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\",\"nextItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/topics\\\/#listItem\",\"name\":\"Topics\"}},{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/topics\\\/#listItem\",\"position\":2,\"name\":\"Topics\",\"item\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/topics\\\/\",\"nextItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/forums\\\/topic-tag\\\/hfss\\\/#listItem\",\"name\":\"hfss\"},\"previousItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum#listItem\",\"name\":\"Home\"}},{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/forums\\\/topic-tag\\\/hfss\\\/#listItem\",\"position\":3,\"name\":\"hfss\",\"item\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/forums\\\/topic-tag\\\/hfss\\\/\",\"nextItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/forums\\\/topic\\\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\\\/#listItem\",\"name\":\"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC)\"},\"previousItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/topics\\\/#listItem\",\"name\":\"Topics\"}},{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/forums\\\/topic\\\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\\\/#listItem\",\"position\":4,\"name\":\"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC)\",\"previousItem\":{\"@type\":\"ListItem\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/forums\\\/topic-tag\\\/hfss\\\/#listItem\",\"name\":\"hfss\"}}]},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/#organization\",\"name\":\"Ansys Learning Forum\",\"description\":\"Ansys Innovation Space\",\"url\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/forums\\\/topic\\\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\\\/#webpage\",\"url\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/forums\\\/topic\\\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\\\/\",\"name\":\"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC) | Ansys Learning Forum\",\"description\":\"This is part of a larger project of simulating a PCB-fed resonator bonded to a lumped RLC load. I want to understand better the FEM model of the load versus the circuit representation. In the model, have a PCB microstrip wave port with Port_Z0 = 40. I want a parallel R and C (value R_load\",\"inLanguage\":\"en-US\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/#website\"},\"breadcrumb\":{\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/forums\\\/topic\\\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\\\/#breadcrumblist\"},\"datePublished\":\"2024-07-19T00:39:41+00:00\",\"dateModified\":\"2024-07-22T18:13:16+00:00\"},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/#website\",\"url\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/\",\"name\":\"Ansys Learning Forum\",\"description\":\"Ansys Innovation Space\",\"inLanguage\":\"en-US\",\"publisher\":{\"@id\":\"https:\\\/\\\/innovationspace.ansys.com\\\/forum\\\/#organization\"}}]}\n\t\t<\/script>\n\t\t<!-- All in One SEO -->\n\n","aioseo_head_json":{"title":"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC) | Ansys Learning Forum","description":"This is part of a larger project of simulating a PCB-fed resonator bonded to a lumped RLC load. I want to understand better the FEM model of the load versus the circuit representation. In the model, have a PCB microstrip wave port with Port_Z0 = 40. I want a parallel R and C (value R_load","canonical_url":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/","robots":"max-image-preview:large","keywords":"","webmasterTools":{"miscellaneous":""},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"BreadcrumbList","@id":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/#breadcrumblist","itemListElement":[{"@type":"ListItem","@id":"https:\/\/innovationspace.ansys.com\/forum#listItem","position":1,"name":"Home","item":"https:\/\/innovationspace.ansys.com\/forum","nextItem":{"@type":"ListItem","@id":"https:\/\/innovationspace.ansys.com\/forum\/topics\/#listItem","name":"Topics"}},{"@type":"ListItem","@id":"https:\/\/innovationspace.ansys.com\/forum\/topics\/#listItem","position":2,"name":"Topics","item":"https:\/\/innovationspace.ansys.com\/forum\/topics\/","nextItem":{"@type":"ListItem","@id":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic-tag\/hfss\/#listItem","name":"hfss"},"previousItem":{"@type":"ListItem","@id":"https:\/\/innovationspace.ansys.com\/forum#listItem","name":"Home"}},{"@type":"ListItem","@id":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic-tag\/hfss\/#listItem","position":3,"name":"hfss","item":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic-tag\/hfss\/","nextItem":{"@type":"ListItem","@id":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/#listItem","name":"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC)"},"previousItem":{"@type":"ListItem","@id":"https:\/\/innovationspace.ansys.com\/forum\/topics\/#listItem","name":"Topics"}},{"@type":"ListItem","@id":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/#listItem","position":4,"name":"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC)","previousItem":{"@type":"ListItem","@id":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic-tag\/hfss\/#listItem","name":"hfss"}}]},{"@type":"Organization","@id":"https:\/\/innovationspace.ansys.com\/forum\/#organization","name":"Ansys Learning Forum","description":"Ansys Innovation Space","url":"https:\/\/innovationspace.ansys.com\/forum\/"},{"@type":"WebPage","@id":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/#webpage","url":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/","name":"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC) | Ansys Learning Forum","description":"This is part of a larger project of simulating a PCB-fed resonator bonded to a lumped RLC load. I want to understand better the FEM model of the load versus the circuit representation. In the model, have a PCB microstrip wave port with Port_Z0 = 40. I want a parallel R and C (value R_load","inLanguage":"en-US","isPartOf":{"@id":"https:\/\/innovationspace.ansys.com\/forum\/#website"},"breadcrumb":{"@id":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/#breadcrumblist"},"datePublished":"2024-07-19T00:39:41+00:00","dateModified":"2024-07-22T18:13:16+00:00"},{"@type":"WebSite","@id":"https:\/\/innovationspace.ansys.com\/forum\/#website","url":"https:\/\/innovationspace.ansys.com\/forum\/","name":"Ansys Learning Forum","description":"Ansys Innovation Space","inLanguage":"en-US","publisher":{"@id":"https:\/\/innovationspace.ansys.com\/forum\/#organization"}}]},"og:locale":"en_US","og:site_name":"Ansys Learning Forum | Ansys Innovation Space","og:type":"article","og:title":"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC) | Ansys Learning Forum","og:description":"This is part of a larger project of simulating a PCB-fed resonator bonded to a lumped RLC load. I want to understand better the FEM model of the load versus the circuit representation. In the model, have a PCB microstrip wave port with Port_Z0 = 40. I want a parallel R and C (value R_load","og:url":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/","og:image":"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721348515-mceclip0.png","og:image:secure_url":"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721348515-mceclip0.png","article:published_time":"2024-07-19T00:39:41+00:00","article:modified_time":"2024-07-22T18:13:16+00:00","twitter:card":"summary_large_image","twitter:title":"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC) | Ansys Learning Forum","twitter:description":"This is part of a larger project of simulating a PCB-fed resonator bonded to a lumped RLC load. I want to understand better the FEM model of the load versus the circuit representation. In the model, have a PCB microstrip wave port with Port_Z0 = 40. I want a parallel R and C (value R_load","twitter:image":"https:\/\/innovationspace.ansys.com\/forum\/wp-content\/uploads\/sites\/2\/2024\/07\/19-07-2024-1721348515-mceclip0.png"},"aioseo_meta_data":{"post_id":"372658","title":null,"description":null,"keywords":null,"keyphrases":null,"primary_term":null,"canonical_url":null,"og_title":null,"og_description":null,"og_object_type":"default","og_image_type":"content","og_image_url":null,"og_image_width":null,"og_image_height":null,"og_image_custom_url":null,"og_image_custom_fields":null,"og_video":null,"og_custom_url":null,"og_article_section":null,"og_article_tags":null,"twitter_use_og":true,"twitter_card":"default","twitter_image_type":"default","twitter_image_url":null,"twitter_image_custom_url":null,"twitter_image_custom_fields":null,"twitter_title":null,"twitter_description":null,"schema":{"blockGraphs":[],"customGraphs":[],"default":{"data":{"Article":[],"Course":[],"Dataset":[],"FAQPage":[],"Movie":[],"Person":[],"Product":[],"ProductReview":[],"Car":[],"Recipe":[],"Service":[],"SoftwareApplication":[],"WebPage":[]},"graphName":"","isEnabled":true},"graphs":[]},"schema_type":"default","schema_type_options":null,"pillar_content":false,"robots_default":true,"robots_noindex":false,"robots_noarchive":false,"robots_nosnippet":false,"robots_nofollow":false,"robots_noimageindex":false,"robots_noodp":false,"robots_notranslate":false,"robots_max_snippet":null,"robots_max_videopreview":null,"robots_max_imagepreview":"large","priority":null,"frequency":null,"local_seo":null,"limit_modified_date":false,"created":"2024-10-28 16:36:48","updated":"2024-10-28 16:36:48","ai":null,"breadcrumb_settings":null,"seo_analyzer_scan_date":null},"aioseo_breadcrumb":"<div class=\"aioseo-breadcrumbs\"><span class=\"aioseo-breadcrumb\">\n\t\t\t<a href=\"https:\/\/innovationspace.ansys.com\/forum\" title=\"Home\">Home<\/a>\n\t\t<\/span><span class=\"aioseo-breadcrumb-separator\">&raquo;<\/span><span class=\"aioseo-breadcrumb\">\n\t\t\t<a href=\"https:\/\/innovationspace.ansys.com\/forum\/topics\/\" title=\"Topics\">Topics<\/a>\n\t\t<\/span><span class=\"aioseo-breadcrumb-separator\">&raquo;<\/span><span class=\"aioseo-breadcrumb\">\n\t\t\t<a href=\"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic-tag\/hfss\/\" title=\"hfss\">hfss<\/a>\n\t\t<\/span><span class=\"aioseo-breadcrumb-separator\">&raquo;<\/span><span class=\"aioseo-breadcrumb\">\n\t\t\tHow to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC)\n\t\t<\/span><\/div>","aioseo_breadcrumb_json":[{"label":"Home","link":"https:\/\/innovationspace.ansys.com\/forum"},{"label":"Topics","link":"https:\/\/innovationspace.ansys.com\/forum\/topics\/"},{"label":"hfss","link":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic-tag\/hfss\/"},{"label":"How to create Lumped RLC in HFSS to match Circuit? (Simulate load as Lumped RLC)","link":"https:\/\/innovationspace.ansys.com\/forum\/forums\/topic\/how-to-create-lumped-rlc-component-in-hfss-representing-a-load-as-lumped-rlc\/"}],"acf":[],"custom_fields":[{"0":{"_bbp_subscription":["46410","20363"],"_bbp_author_ip":["128.97.22.208"]," _bbp_last_reply_id":["0"]," _bbp_likes_count":["0"],"_btv_view_count":["3806"],"_bbp_topic_status":["unanswered"],"_edit_lock":["1721671764:46410"],"_bbp_topic_id":["372658"],"_bbp_forum_id":["27793"],"_bbp_engagement":["20363","46410"],"_bbp_voice_count":["2"],"_bbp_reply_count":["2"],"_bbp_last_reply_id":["381355"],"_bbp_last_active_id":["381355"],"_bbp_last_active_time":["2024-09-02 15:12:32"]},"test":"sroccaucla-edu"}],"_links":{"self":[{"href":"https:\/\/innovationspace.ansys.com\/forum\/wp-json\/wp\/v2\/topics\/372658","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/innovationspace.ansys.com\/forum\/wp-json\/wp\/v2\/topics"}],"about":[{"href":"https:\/\/innovationspace.ansys.com\/forum\/wp-json\/wp\/v2\/types\/topic"}],"version-history":[{"count":1,"href":"https:\/\/innovationspace.ansys.com\/forum\/wp-json\/wp\/v2\/topics\/372658\/revisions"}],"predecessor-version":[{"id":373082,"href":"https:\/\/innovationspace.ansys.com\/forum\/wp-json\/wp\/v2\/topics\/372658\/revisions\/373082"}],"wp:attachment":[{"href":"https:\/\/innovationspace.ansys.com\/forum\/wp-json\/wp\/v2\/media?parent=372658"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}