Navya C
Ansys Employee
Hi @Sherin nTry running the simulation at least for three source frequency cycles and timestep at least 50 divisions per cycle - Set the stop time = (1/Vfreq*3) and Timestep = (1/Vfreq/50)nHere, Vfreq is the supply voltage frequency.nnRegardsnNavyan
You are navigating away from the AIS Discovery experience